ABSTRACT This paper analyzes in detail the carrier transport through the multi-stack gate dielectrics of high-K metal gate (HKMG) nMOS transistors under different gate biases and temperatures. The existing uncertainty about the carrier transport mechanisms for different gate biases is resolved through accurate band diagram analysis and gate current measurement under different conditions. The trap assisted tunneling (elastic and inelastic) and Poole-Frenkel conduction are identified as the two dominant mechanisms of carrier transport. These two mechanisms are found to be prevalent in different gate bias ranges and have distinct signatures. A computationally efficient compact model for the gate current in HKMG nMOS transistors is developed capturing the simultaneity of both the carrier transport mechanisms. The proposed model is valid for all gate voltages (accumulation to inversion) and for different temperatures. The accuracy of the proposed model is confirmed by comparing it with the experimental data.
I. INTRODUCTION
The gate leakage of a modern MOS transistor contributes significantly to the total leakage/power dissipation in integrated circuits (ICs) [1] - [7] . This necessitates accurate modeling of gate current (I G ). It was believed that I G will reduce with the implementation of High-K Metal Gate (HKMG) CMOS technology with multilayer gate dielectric stack (HfO 2 on top of a SiO 2 /SiON interfacial layer) in 45nm CMOS technology and beyond. However, the HfO 2 being a transition metal oxide, has large amounts of positively charged oxygen vacancies (V + 0 , V 2+ 0 ). These oxygen vacancies create defect states (trap energy levels) located ∼0.6eV (V 2+ 0 ) and ∼1.5eV (V + 0 ) below the conduction band edge of HfO 2 [8] . As the energy levels of these traps are aligned to the conduction band edge of silicon during normal operating conditions, they lead to increased trap assisted conduction of carriers (electrons and holes) across the gate dielectric stack.
There are published literatures on I G of the HKMG MOS transistors [1] - [12] . In most of these works, the carrier transport mechanisms like trap-assisted tunneling (TAT) [9] - [18] and Poole-Frenkel (PF) emission [19] - [21] have been used to explain I G . Although these reports describe the gate leakage in HKMG MOS transistors via trap-assisted conduction, there are couple of issues which are overlooked or not even considered. These are,
• The carrier transport through the gate stack cannot be explained by just one carrier transport mechanism (TAT or PF) for all gate voltages (V G s). Fig. 1 shows I G as a function of V G for a 30nm long HKMG nMOS transistor measured at different temperatures. As shown, the I G increases with increase in temperature for positive V G s but it does not change with temperature for negative V G s. This phenomenon cannot be explained through one carrier transport mechanism. conduction band (of silicon) is different for different V G s. For some V G s, the conduction band does not even align with the trap level thereby leading to a different conduction mechanism.
• Although some models accurately describe the direct and trap-assisted conduction through multi-layer dielectrics [22] - [24] , they are complex and computationally expensive. Overall, an accurate and computationally efficient model for I G in HKMG MOS transistors is needed for accurate circuit analysis. The available commercial compact models for I G [25] - [33] are mainly described by direct tunneling mechanism. But in HKMG MOS transistors, the direct tunneling component is quite small (higher physical dielectric thickness) and the I G is mainly dominated by other transport mechanisms. So, the existing models do not match properly with the measured HKMG MOS transistor data as shown in Fig. 2 . Therefore, a compact model describing trap-assisted conduction is absolutely necessary. Note that the relative contribution of TAT or PF conduction to the I G depends on factors like the density of traps, position of traps relative to the conduction band of the dielectric, the tunneling barrier and the electric field. There are separate formulations of TAT and PF conduction mechanism already available in [9] - [21] . But, there are none which captures the simultaneity of the two. Since, both of these mechanisms together determine the current transport through the gate dielectrics (gate current) of a MOS transistor and the gate current is an important contributor to the circuit standby power, there needs to be a compact model that takes into account both the mechanisms and predicts the gate current accurately. In this work, we have tried to address the same.
This work is presented in two parts. In part I, the carrier transport mechanism through the multilayer gate dielectric stack of a HKMG MOS transistor is analyzed for different V G s (accumulation to inversion). It is shown that elastic TAT, inelastic TAT and PF conduction are the major contributors to the I G in HKMG MOS transistors. A two-trap level system is formulated to explain the trap-assisted conduction in HfO 2 for all V G s at different temperatures.
In part II, a physics based and computationally efficient compact model is developed to describe the I G in HKMG MOS transistors. The model captures the simultaneity and interdependence of both PF and TAT mechanisms. A compact formulation of inelastic TAT is also included in the model. The developed model is validated through comparison with the measured data (from HKMG nMOS transistors fabricated using a 28nm CMOS technology) and found to be very accurate.
II. DEVICES AND EXPERIMENTS
All the devices used in this work are fabricated using the 28 nm gate first HKMG CMOS process flow (production flow) in collaboration with a semiconductor foundry. The gate dielectric stack (EOT = 1.2nm) is composed of 1.7nm HfO 2 (ALD) and 0.8nm interfacial SiO 2 layer which is chemically grown. Lanthanum is used as the capping layer between the HfO 2 and TiN metal gate to provide the band edge functionality for the nMOS transistor. The mobility enhancement is achieved by a 1.8 GPa tensile nitride layer and stress memorization techniques (SMT). The terminal currents are measured at different V G s (with other terminals grounded) using Semiprobe probe station and Agilent B1500A parametric analyzer.
III. ASSUMPTIONS AND APPROXIMATIONS
In this work, we had made assumptions and approximations to seamlessly include physics of carrier transport (through gate stack) into the gate current compact model without increasing the computational complexity. These assumptions and approximations has helped us to simplify the complex expressions within reasonable limits. These are, VOLUME 6, 2018 1165
• For the HKMG stack, at a particular energy level, the carrier has more probability to conduct via trap-assisted conduction than direct tunneling. Therefore, the contribution of direct tunneling to the gate current has been neglected and considered only for the condition when none of the trap-energy levels are aligned to the tunneling paths of carriers.
• The conduction trap-density is considered to be limited.
Thus, the dependence of conduction on channel charge density is very less and neglected here.
• The carrier transport is considered only through the first energy level of silicon conduction band as the electron concentration decreases exponentially with energy (Fermi distribution) and as the transport is mostly considered to be trap-density limited. 
IV. ANALYSIS OF CARRIER TRANSPORT FOR DIFFERENT GATE VOLTAGES
Fig . 3 shows the gate current components of a typical nMOS transistor for positive and negative V G s. As shown, for positive V G , the channel is populated with electrons. So, the I G is due to tunneling of electrons from channel (I GC ) and source (S)/drain (D) overlap region (I GOVS , I GOVD ) to gate. For negative V G , the channel is depleted of electrons and is at a lower potential than gate. So, in this case the I G is due to tunneling of electrons from gate to substrate (I B ) or from gate to S/D overlap region (I GOVS , I GOVD ). Note that for V G > 0, the I GC component is dominant (unlike V G < 0 case) due to presence of inversion layer in the channel. (h) ) for different V G s. The energy band diagrams are generated using the "MultiDielectrics Energy Band Diagram Program" developed by nanoscale materials and device group of Boise State University [34] . The Band Diagram program is properly calibrated with the measured data (flatband voltage V FB , threshold voltage V T (0.37V for our device) and Capacitance of the gate stack (C stack )) before using it in this work. Note that the silicon channel is p-type with an average doping of ∼10 18 cm −3 whereas the S/D overlap region is n-type with an average doping of ∼10 20 cm −3 . Therefore the energy band diagrams for these two conditions are different. aligned with E T1 . The electrons tunnel from silicon channel or S/D overlap region to the SiO 2 /HfO 2 interface (direct tunneling) and then tunnel through E T1 to the gate. Some of the electrons jump from E T1 to the conduction band of HfO 2 (because of high F T ) and subsequently transported to gate through Poole-Frenkel (PF) conduction. The gate current density (J G ) can be described by the widely accepted mathematical model for PF conduction,
Here, F T is the electric field across HfO 2 , E T is the trap barrier height, k is the Boltzmann constant, T is the temperature, β is a constant that depends upon the material parameters and C is a constant that depends upon the trap density. The existence of PF conduction at higher F T is validated by plotting ln(J G /F T ) as a function of (F T ) 1/2 . As shown in Fig. 5(a) , for V G > 0.8V, the data can be fitted by a straight line signifying PF conduction. For lower V G s (V G < 0.8V), the graph is shown to diverge from the linear plot thereby signifying the absence of PF conduction. 
2) V G ∼ V T (medium F T , Figs. 4((c) and 4(g)):
In this case, the silicon conduction band is not aligned to E T1 or E T2 . The electrons tunnel to the SiO 2 /HfO 2 interface and then to E T2 through an inelastic process (phonon assisted tunneling). Finally they tunnel through E T2 to the gate. The presence of the inelastic tunneling is verified through the temperature dependence of I G with V G for V G between 0.1V and 0.7V (Fig. 5(b) ). and 4(f)): In this case, the gate is at higher potential and is aligned to E T2 . But E T2 is aligned to energy band gap of the silicon channel (Figs. 4(a) and 4(b) ).
Since the energy band gap does not have any states, the complete transport from gate to the silicon channel is unlikely. However E T2 is aligned to the conduction band of the overlap region (Figs. 4(e) and 4(f)). So the electron can tunnel through E T2 to HfO 2 /SiO 2 interface elastically and then to the conduction band of silicon giving rise to I GOVS , I GOVD . Therefore, for negative V G , the I G mainly consists of the overlap components (elastic TAT(ETAT)) and the I B is very small (see Fig. 6 ). To summarize, the electron transport through the gate dielectrics of a HKMG MOS transistor happens through PF conduction (high F T ), elastic and inelastic trap assisted tunneling (low to medium F T ) and direct tunneling. So, to have an accurate and computationally efficient formulation of I G for different V G s, all these components need to be considered. In this work we have done the same. We have first obtained a consolidated expression for trap level since the communicating trap level varies with V G . Then we obtained a compact expression for inelastic transition probability and finally formulated an expression for trap-assisted conduction capturing the simultaneity of TAT and PF conduction.
V. MODEL A. CONSOLIDATED TRAP-LEVEL FORMULATION
It can be inferred from the band diagram analysis of Fig. 4 that the tunneling through traps cannot be explained by just one trap level. For different V G s, different trap levels will align with the conduction band thus leading to different tunneling paths. Therefore, a consolidated expression for the conducting trap level (E T1 or E T2 ) as a function of V G needs to be formulated. Let's assume E D as the destination tunneling barrier for the carrier (see Fig. 7(a) ). The E D could be written as,
(2a) VOLUME 6, 2018 1167 
Here, X si , X SiO 2 , X HfO 2 are electron affinities of silicon, SiO 2 and HfO 2 respectively. V OX1 is the voltage drop across SiO 2 and V OX2 is the voltage drop across HfO 2 . From the energy band diagram analysis done in Fig. 4 , it can be inferred that if E D is less than (E C,HfO 2 − E T1 ), then E T1 will be the conducting trap level. If E D > (E C,HfO 2 −E T1 ) and E D < (E C,HfO 2 − E T2 ) then E T2 will be the conducting level. If E D is higher than both (E C,HfO 2 −E T1 ) and (E C,HfO 2 −E T2 ) then carrier transport will happen via direct tunneling and effectively conducting trap level will be E D . The above thing could be empirically expressed as,
Here, E 1 = (E C,HfO 2 − E T1 ) and E 2 = (E C,HfO 2 − E T2 ) and k is a smoothing parameter taken to be 200 here for a smooth switching between the two trap levels. Equation (3) helps in choosing the trap levels (E 1 or E 2 ) for different E D (E D is a function of V GS ) through a tan inverse function. Note that we have divided E 2 by π 2 as it has two tan inverse terms multiplied to it. Fig. 7(b) shows the conducting trap level, E T as a function of V G . As shown, for V G > 0.7V, E T1 is the conducting trap level. For V FB < V G < 0.7V, E T2 is the conducting trap level. This matches very well with our analysis done in Section III.
B. MODELING OF INELASTIC TRAP ASSISTED TUNNELING (ITAT)
As discussed in Section III, the TAT process at medium V G has inelastic transitions that involve multi-phonon transition.
The carrier loses energy in form of phonons, drops down to a trap level E T (see Fig. 8 ) and then tunnels to the gate through the trap. Fig. 8 schematically depicts the whole process. The transport of electron from A to B involves two steps, (a) Tunneling from A to X with a probability T t and (b) Inelastic transition from X to B with a probability T P . The number of phonons emitted during the transition process (X to B) depends on E and energy of a single phonon. The multiphonon transition probability has already been discussed in [17] and [18] and can be written as,
In (4), c 0 is capture cross section which is proportional to F 2 T (F T = Transverse electric field in the dielectric), S is the Huang Rhys factor (17 for HfO 2 [18] ), f B is the Bose function that gives phonon population statistics I m doesn't have an explicit expression. So, a tabular form of Bessel's function would be required, which, from compact modeling point of view is not desirable. Therefore, a compact expression is needed for (4) . Note that, for a particular dielectric, m and T are the only variables (others being material parameters are constant). Fig. 9(a) shows the variation of (4) with m and T. As shown, the variation of ln(T P ) with T is quadratic for all values of m. It is also observed that the coefficients of this quadratic formalism can be scaled progressively as m increases. Based on these observations, a simplified and empirical formula of T P is developed as a function of T and m, which is described below.
1168 VOLUME 6, 2018 Here k, a, b and c are positive constants for a particular dielectric. A ITAT is a fitting parameter dependent on the capture cross section of the trap. Fig. 9(b) shows the comparison between (4) and (5) as a function of T for different m.
As shown, the model could accurately predict T P . The k, a, b and c used to fit (5) are summarized in Table 1 . Note that these parameters are constant for a particular dielectric but needs to be changed when the dielectric is changed. As shown in Fig. 8 , we have considered P 1 as the carrier transition probability from silicon channel to trap and P 2 as the carrier transition probability from trap to gate. In case of elastic TAT, the P 1 will only consist the tunnelling probability T t . Fig. 10 schematically depicts the simultaneity of TAT and PF conduction in SiO 2 /HfO 2 dielectric stack with a single trap. Note that in a multiple trap system, the trap energy level close to the conduction band is responsible for both TAT and PF conduction. The other trap levels are only responsible for TAT. Fig. 11 schematically represents the current components between silicon, trap and gate. J ST (electron tunneling from silicon to trap) and J TG (electron tunneling from trap to gate) are forward currents. J GT (electron tunneling from gate to trap) and J TS (electron tunneling from trap to silicon) are reverse currents. J PF is the current component due to PF conduction and J TAT is the current component due to TAT. These current components can be written as follows,
C. CONSOLIDATED FORMULATION OF TAT AND PF CONDUCTION
Here, τ c and τ e are the capture and emission time constants of the trap, N T is the trap-density. f T is the occupation probability of carrier in the trap. The f S and f G are the occupation probabilities in silicon and gate respectively and can be written as,
Here, φ B and ψ S are the bulk and surface potentials of the MOS transistor respectively which are functions of the gate voltage. pf is the fraction of carriers released from the trap to the conduction band of HfO 2 and is defined as (12) [10]- [12] and f T (1 − pf ) is the occupation probability of trap. Combining all the current components, we could write,
Using (6)- (9) in (13) and assuming τ c = τ e ,
The total TAT current density can be written as,
Here, A TAT is a fitting parameter dependent upon trap density N T and τ e . The current component due to PF conduction depends on the electric field [13] , [14] . So, J pf can be written as,
Here, f T * pf is the probability of electron transition from trap to the conduction band of HfO 2 . A term (T 0 /T) α is added to empirically model mobility degradation that exists in the dielectrics at higher temperature. Note that T 0 is 298K and α is a fitting parameter between 1 and 3. A PF is also a fitting parameter which is dependent on N T . Finally, the total gate current density from channel to gate or S/D or vice versa can be written as,
Note that for shorter transistors, the overlap component of the gate current (I GOVS , I GOVD ) is a major part of the total I G in the negative gate bias regime. Hence, the contribution of overlap component, I GOV (I GOV = I GOVS + I GOVD ) needs to be taken care of in the model. The I GOV could be modeled in the same way as the I GC . But the V FB and hence the voltage drops across dielectrics will be different. All other parameters are same as I GC component. Considering this, the total gate current density J G can be written as, Here, ov is the overlap ratio, a technological parameter varying between 0.01-0.3. Fig. 12 shows the comparison between the model and measured I G (J G × W × L) for different temperatures (same transistor) and for transistors with different lanthanum capping layer thickness, t La−cap (same temperature). The measurement data is represented as symbols. As shown, the model successfully predicts I G for different V G s. The A TAT , A PF α, ov used to fit the measured data are summarized in Table 2 . Fig. 13 shows different current components (as function of V G ) contributing to the total gate current. As shown, the TAT (elastic and inelastic components together) is prominent at lower V G s whereas the PF conduction is prominent at higher V G s.
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VI. CONCLUSION
To summarize, we analyzed the carrier transport mechanism in HKMG MOS transistors for different gate voltages and temperatures. The TAT (elastic and inelastic) and PF conduction were identified as dominant transport mechanisms and were confirmed by different electrical measurements and energy band diagram analysis. A physics based compact model for gate current was developed. The model consists of a multiple trap level formulation to explain trap assisted conduction at all gate voltages and a compact formulation to model phonon assisted inleastic TAT. The accuracy of the model is finally verified by comparing it with the experimental data obtained from the transistors fabricated using 28nm HKMG CMOS technology at different temperatures.
